This subsystem controls the Status Reporting System. Note that *RST does not influence the status registers.
Command tree: STATus
:OPERation
:QUEStionable
:LIMit
:QUEue
Configures the status reporting system such that device-dependent events are reported at a higher level.
The command affects only the transition filter registers, the ENABle registers, and queue enabling:
The ENABle parts of the STATus:OPERation and STATus:QUEStionable... registers are set to all 1's.
The PTRansition parts are set all 1's, the NTRansition parts are set to all 0's, so that only positive transitions in the CONDition part are recognized.
The status reporting system is also affected by other commands, see Reset Values of the Status Reporting System.
|
*RST value |
–
|
|
SCPI, Command Types |
Confirmed, no query
|
|
Example: |
STAT:PRES Preset the status registers.
|
Returns the contents of the CONDition part of the QUEStionable register. Reading the CONDition registers is nondestructive.
|
*RST value |
–
|
|
SCPI, Command Types |
Confirmed, query only
|
|
Example: |
STAT:QUES:COND? Query the CONDition part of the QUEStionable register to check for questionable instrument states.
|
Sets the enable mask which allows true conditions in the EVENt part of the QUEStionable register to be reported in the summary bit. If a bit is 1 in the enable register and its associated event bit transitions to true, a positive transition will occur in the summary bit (bit 3 of the STatus Byte).
|
<NRf> |
0 to 65535 (decimal representation) |
|
*RST value |
– (see also Reset Values of the Status Reporting System)
|
|
SCPI, Command Types |
Confirmed, command or query
|
|
Example: |
STAT:QUES:ENABle 1024 Set bit no. 10 of the QUEStionable:ENABle register (see decimal representation of a bit pattern).
|
Returns the contents of the EVENt part of the QUEStionable register. Reading an EVENt register clears it.
|
*RST value |
–
|
|
SCPI, Command Types |
Confirmed, query only
|
|
Example: |
STAT:OPER? Query the EVENt part of the OPERation register to check whether an event has occurred since the last reading.
|
Sets the negative transition filter. Setting a bit causes a 1 to 0 transition in the corresponding bit of the associated condition register to cause a 1 to be written in the associated bit of the corresponding event register.
|
<NRf> |
0 to 65535 (decimal representation) |
|
*RST value |
– (see also Reset Values of the Status Reporting System)
|
|
SCPI, Command Types |
Confirmed, command or query
|
|
Example: |
STAT:QUES:NTR 1024 Set bit no. 10 of the QUEStionable:NTRansition register (see decimal representation of a bit pattern).
|
Sets the positive transition filter. Setting a bit causes a 0 to 1 transition in the corresponding bit of the associated condition register to cause a 1 to be written in the associated bit of the corresponding event register.
|
<NRf> |
0 to 65535 (decimal representation) |
|
*RST value |
– (see also Reset Values of the Status Reporting System)
|
|
SCPI, Command Types |
Confirmed, command or query
|
|
Example: |
STAT:QUES:PTR 1024 Set bit no. 10 of the QUEStionable:PTRansition register (see decimal representation of a bit pattern).
|
Returns the contents of the CONDition part of the QUEStionable:LIMit<1|2> register. Reading the CONDition registers is nondestructive.
|
*RST value |
–
|
|
SCPI, Command Types |
Confirmed, query only
|
|
Example: |
STAT:QUES:LIMit:COND? Query the CONDition part of the QUEStionable:LIMit1 register to retrieve the current status of the limit check.
|
Sets the enable mask which allows true conditions in the EVENt part of the QUEStionable:LIMit<1|2> register to be reported in the summary bit. If a bit is 1 in the enable register and its associated event bit transitions to true, a positive transition will occur in the summary bit (bit 10 of the QUEStionable register for the LIMit1 register, bit 0 of the LIMit1 register for the LIMit2 register).
|
<NRf> |
0 to 65535 (decimal representation) |
|
*RST value |
– (see also Reset Values of the Status Reporting System)
|
|
SCPI, Command Types |
Confirmed, command or query
|
|
Example: |
STAT:QUES:LIM2:ENAB 6 Set bits no. 1 and 2 of the QUEStionable:LIMit2:ENABle register (see decimal representation of a bit pattern).
|
Returns the contents of the EVENt part of the QUEStionable:LIMit<1|2> register. Reading an EVENt register clears it.
|
*RST value |
–
|
|
SCPI, Command Types |
Confirmed, query only
|
|
Example: |
STAT:OPER? Query the EVENt part of the OPERation register to check whether an event has occurred since the last reading.
|
Sets the negative transition filter. Setting a bit causes a 1 to 0 transition in the corresponding bit of the associated condition register to cause a 1 to be written in the associated bit of the corresponding event register.
|
<NRf> |
0 to 65535 (decimal representation) |
|
*RST value |
– (see also Reset Values of the Status Reporting System)
|
|
SCPI, Command Types |
Confirmed, command or query
|
|
Example: |
STAT:QUES:LIM2:NTR 6 Set bits no. 1 and 2 of the QUEStionable:LIMit2:NTRansition register (see decimal representation of a bit pattern).
|
Sets the positive transition filter. Setting a bit causes a 0 to 1 transition in the corresponding bit of the associated condition register to cause a 1 to be written in the associated bit of the corresponding event register.
|
<NRf> |
0 to 65535 (decimal representation) |
|
*RST value |
– (see also Reset Values of the Status Reporting System)
|
|
SCPI, Command Types |
Confirmed, command or query
|
|
Example: |
STAT:LIM2:PTR 6 Set bits no. 1 and 20 of the QUEStionable:LIMit2:PTRansition register (see decimal representation of a bit pattern).
|
Queries and at the same time deletes the oldest entry in the error queue. Operation is identical to that of SYSTem:ERRor[:NEXT]?
The entry consists of an error number and a short description of the error. Positive error numbers are instrument-dependent. Negative error numbers are reserved by the SCPI standard; see Error Messages.
|
*RST value |
–
|
|
SCPI, Command Types |
Confirmed, query only
|
|
Example: |
STAT:QUE? Query the oldest entry in the error queue. 0,"No error" is returned if the error queue is empty.
|